Computational Physics with GPUs
Lecture 2: A first course in CUDA
Martin Weigel

Applied Mathematics Research Centre, Coventry University, Coventry, United Kingdom and
Institut für Physik, Johannes Gutenberg-Universität Mainz, Germany

41st Heidelberg Physics Graduate Days
Heidelberg, October 8–12, 2018

Outline

1 Basics
2 The grid
3 Memory
4 A worked example

Slides and exercises
Check out the lecture notes and example code at

http://users.complexity-coventry.org/~weigel/GPU/

Excursion: Pointers in C
Pointers are an important element of C, contributing essentially to its flexibility and
efficiency, but also leading easily to horrible mistakes!

A pointer is a variable storing the address in memory of another variable. Pointers are
declared with a preceding *, the ampersand & takes a variable’s address, and the asterisk
* dereferences the pointer.

Example:

```c
int var = 20; // declare variable
int *ip; // declare pointer
char *cp; // another pointer
ip = &var; // store address of var in pointer
cp = &var; // error! cp must be the address of an int
printf("Address of var variable: %p\n", &var);
printf("Address stored in ip variable: %p\n", ip);
printf("Value of *ip variable: %d\n", *ip);
```

Some valid pointers:

```c
int *ip; // pointer to an integer
float *fp; // pointer to a float
float **fpp; // pointer to a pointer
void *vp; // pointer to void
```
The basic workflow for a GPU code proceeds along the following lines:

- Initialize input data (matrices, particle configurations, ...) on CPU.
- Allocate memory on GPU and copy data from CPU to GPU.
- Execute kernel(s) on GPU, processing the data.
- Copy the results back from GPU to CPU.
- Iterate or exit.

More elaborate variations:

- Use of unified virtual addressing.
- Part or full off-loading of calculations to GPU.
- Interleaving computation and communication.
- Integration with MPI.

Excursion: Pointers in C (cont’d)

If a pointer does not point to a valid memory location, it is good practice to initialize it with the value NULL (which is equal to 0).

```c
int *p = NULL;
p = malloc(10*sizeof(int));
if (!p) printf("error allocating memory!\n");
```

Arrays in C are stored in sequential order, so pointers can be used to inspect and manipulate arrays:

```c
int var[] = {1, 2, 3};
int *p;
p = &var[0]; // point to the first element
p = var; // an equivalent expression
p++; // p now points to the second element
if (p > var)
    printf("p points to an element further to the right than var\n");
```

Strings in C are stored as arrays of characters:

```c
char str[10] = "hello";
str[0]; // returns char 'h'
str; // address of the first character of the string
```

This is particularly useful for two-dimensional arrays:

```c
int **a;
a = (int**)malloc(10*sizeof(*int));
for(int i = 0; i < 10; ++i)
    a[i] = (int*)malloc(20*sizeof(int));
a[8][16] = 12;
```

Pointers are needed in C to alter objects in functions:

```c
void f1(int a) {
    a = 10;
}
void f2(int *a) {
    *a = 10;
}
```

Kernel execution

Kernel GPU program that runs on a grid of threads

Thread scalar execution unit

Warp block of 32 threads executed in lockstep

Block a set of warps executed on the same SM

Grid a set of blocks usually executed on different SMs
Execution configuration

Function qualifiers
- **__global__** void f()
  - function called from host, executed on device
  - must return void
- __device__ int f()
  - function called from device, executed on device
- __host__ int f()
  - function called from host, executed on host

Built-in variables
- All **__global__** and **__device__** functions have the following automatic variables:
  - dim3 gridDim; — dimension of the grid in blocks
  - dim3 blockDim; — dimension of the block in threads
  - dim3 blockIdx; — block index within grid
  - dim3 threadIdx; — thread index within block

The indices can be used to construct a global thread index, for instance for a block size of 5 threads,
thread_index = blockIdx.x * blockDim.x + threadIdx.x;

Quiz

Possible grid dimensions are specified in the programming guide,
https://docs.nvidia.com/cuda/cuda-c-programming-guide/#compute-capabilities

Index 1
If we need to use each thread to calculate one output element of a vector addition, what would be the expression for mapping the thread/block indices to the data index?

(a) i=threadIdx.x+threadIdx.y
(b) i=blockIdx.x+threadIdx.x
(c) i=blockIdx.x*blockDim.x+threadIdx.x
(d) i=blockIdx.x*threadIdx.x

Index 2
We want to use each thread to calculate two adjacent elements of a vector addition. What mapping is correct if i is the index of the first element?

(a) i=blockIdx.x*blockDim.x+threadIdx.x.x+2
(b) i=blockIdx.x*threadIdx.x.x+2
(d) i=blockIdx.x*blockDim.x.x+2*threadIdx.x.x

Thread mapping

The organization of threads in a (1D or 2D) grid of (1D, 2D or 3D) blocks is usually chosen to match the dimensionality and structure of the input data.

For example, a 2D grid of 2D blocks would probably be used to work on the pixels of an image.

Note that (dynamic) arrays in C need to be linearized: \( M_{ij} = M[i \times n + j] \) (row-major).
Example: matrix multiplication

Consider multiplication of two square, $\text{Width} \times \text{Width}$ matrices $d_M$ and $d_N$,

$$d_P = d_M \cdot d_N.$$  

How should one map threads to data elements? One option is to use one thread per output element $d_{P_{i,j}}$.

Matrix multiplication: a simple kernel

```
__global__ void MatrixMult (float* d_M, float* d_N, float* d_P, int Width)
{
    // Calculate the row index of the d_P element and d_M
    int Row = blockIdx.y*blockDim.y+threadIdx.y;
    // Calculate the column index of d_P and d_N
    int Col = blockIdx.x*blockDim.x+threadIdx.x;
    if ((Row < Width) && (Col < Width)) {
        float Pvalue = 0;
        // each thread computes one element of the block sub-matrix
        for (int k = 0; k < Width; ++k) {
            Pvalue += d_M[Row*Width+k] * d_N[k*Width+Col];
        }
        d_P[Row*Width+Col] = Pvalue;
    }
}
```

In the host code, the split of the matrix into blocks needs to be organized, probably using an adjustable block size.

```
#define BLOCK_WIDTH 16

int NumBlocks = Width/BLOCK_WIDTH;
if(Width % BLOCK_WIDTH) NumBlocks++;
dim3 dimGrid(NumBlocks, NumBlocks);
dim3 dimBlock(BLOCK_WIDTH, BLOCK_WIDTH);
MatrixMult<<<dimGrid, dimBlock>>>(Md, Nd, Pd, Width);
```

A few notes are in order:

- we need to ensure that we have enough threads to cover all matrix elements
- the excess threads are then “masked away” in the kernel code
- one might want to optimize over different choices of BLOCK_WIDTH for best performance

Thread scheduling and synchronization

In CUDA, all threads of a grid run the same code, but we can take branches by using if conditions based on threadIdx.x and blockIdx.x etc.

Threads in the same block can be synchronized using __syncthreads(): all threads of a block halt there until the last thread has reached this point.

(Note that hence there will be a deadlock if threads in the same block can take different branches containing __syncthreads() statements!)

On the other hand, threads in different blocks are independent and cannot be synchronized!

(Unless with tricks via the use of global memory.)

These principles lead to good results for devices with very different scopes of available resources, known as transparent scalability.

To understand the effect of scheduling, one needs to take into account the resource limits of the multiprocessors, which can be checked at

https://docs.nvidia.com/cuda/cuda-c-programming-guide/#compute-capabilities

(And they can be queried using cudaGetDeviceProperties().)
Quiz

Resident threads
If a CUDA device’s SM can take up to 1536 threads and up to 4 thread blocks, which of the following block configurations would result in the most number of threads in the SM?

(a) 128 threads per block
(b) 256 threads per block
(c) 512 threads per block
(d) 1024 threads per block

Threads in the grid
For a vector addition, assume that the vector length is 2,000, each thread calculates one output element, and the thread block size is 512 threads. How many threads will be in the grid?

(a) 2,000  
(b) 2,024  
(c) 2,048  
(d) 2,096

Scheduling on CUDA devices works in warps of 32 threads that operate in lockstep, always operating exactly the same code. If a conditional evaluates differently for some threads in a warp, the code needs to run multiple times, once for each outcome. This is called thread divergence.

Warps
For the previous question, how many warps do you expect to have divergence due to the boundary check on the vector length?

(a) 1  
(b) 2  
(c) 3  
(d) 6

Memory and performance

Memory accesses are most often the performance limiting factor in GPU applications.

In the first matrix multiplication kernel, the main loop is

```c
for (int k = 0; k < Width; ++k) {
    Pvalue += d_M[Row*Width+k]*d_N[k*Width+Col];
}
```

which loads two values, stores one value and performs a multiplication and an addition. Hence the compute to global memory access ratio is 1.

Imagine we are using a card which has a memory bandwidth of about 200 GB/s and a peak single precision FP performance of 1500 GFlop/s.

With 4 bytes per float, the maximum performance of this kernel is

\[
\frac{200}{4} = 50 \text{ GFlop/s},
\]

which is just 3% of the peak performance! To arrive at the peak performance, we would need 30 FP operations per global memory access.

Memory hierarchy

Per thread
- Registers (extra fast, no copy for ops)
- Local memory

Thread blocks: shared memory
- allocated by thread block, same lifetime as block
- allocate as
  ```c
  __shared__ int s_array[DIM];
  ```
- low latency (of the order of 10 cycles), bandwidth up to 1 TB/s
- use for data sharing and user-managed cache

Per device: global memory
- accessible to all threads on device
- lifetime is user-defined

```c
cuda_malloc(void ** pointer ,
    size_t nbytes);
cuda_free(void * pointer);
```

- latency several hundred clock cycles
- bandwidth \(\approx 160 \text{ GB/s} \) on Fermi
- (access pattern needs to conform to coalescence rules for good performance)

Per host: device memory
- no direct access from CUDA threads
- copy data to/from device with

```c
cudaMemcpy(void* dest, void* src, size_t nbytes, cudaMemcpyHostToDevice);
```
Memory hierarchy (summary)

More generally, the different types of memory have the following characteristics:

<table>
<thead>
<tr>
<th>Memory</th>
<th>Location</th>
<th>Cached</th>
<th>Access</th>
<th>Scope</th>
<th>Lifetime</th>
</tr>
</thead>
<tbody>
<tr>
<td>Register</td>
<td>On-chip</td>
<td>N/A</td>
<td>R/W</td>
<td>One thread</td>
<td>Thread</td>
</tr>
<tr>
<td>Local</td>
<td>Off-chip</td>
<td>No</td>
<td>R/W</td>
<td>One thread</td>
<td>Thread</td>
</tr>
<tr>
<td>Shared</td>
<td>On-chip</td>
<td>N/A</td>
<td>R/W</td>
<td>All threads in a block</td>
<td>Block</td>
</tr>
<tr>
<td>Global</td>
<td>Off-chip</td>
<td>(Yes)</td>
<td>R/W</td>
<td>All threads + host</td>
<td>Application</td>
</tr>
<tr>
<td>Constant</td>
<td>Off-chip</td>
<td>Yes</td>
<td>R</td>
<td>All threads + host</td>
<td>Application</td>
</tr>
<tr>
<td>Texture</td>
<td>Off-chip</td>
<td>Yes</td>
<td>R</td>
<td>All threads + host</td>
<td>Application</td>
</tr>
</tbody>
</table>

Unified virtual addressing

CUDA variables

<table>
<thead>
<tr>
<th>Variable declaration</th>
<th>Memory</th>
<th>Scope</th>
<th>Lifetime</th>
<th>Penalty/Latency</th>
</tr>
</thead>
<tbody>
<tr>
<td>int var;</td>
<td>register</td>
<td>thread</td>
<td>thread</td>
<td>1X</td>
</tr>
<tr>
<td>int array_var[10];</td>
<td>local</td>
<td>thread</td>
<td>thread</td>
<td>100X (pre-Fermi)</td>
</tr>
<tr>
<td><strong>shared</strong> int shared_var;</td>
<td>shared</td>
<td>block</td>
<td>block</td>
<td>10X</td>
</tr>
<tr>
<td><strong>device</strong> int global_var;</td>
<td>global</td>
<td>grid</td>
<td>application</td>
<td>100X</td>
</tr>
<tr>
<td><strong>constant</strong> int constant_var;</td>
<td>constant</td>
<td>grid</td>
<td>application</td>
<td>1X</td>
</tr>
</tbody>
</table>

- automatic scalar variables reside in registers, compiler will spill into local memory in shortage of registers
- automatic array variables (in the absence of qualifiers) reside in thread-local memory
- the type of memory used will be crucial for the performance of the application
Maxtrix multiplication (again)

In the way we have set up the multiplication kernel, each value will be loaded Width times from global memory!

Maxtrix multiplication (again)

We can improve things by avoiding global memory accesses via the use of shared memory. If we load tiles of both matrices into shared memory, the loaded values can be re-used.

Maxtrix multiplication (again)

We need Width/TILE_WIDTH tiles to to cover each row and column for the calculation of each element of the result matrix. The reduction in global memory accesses is then a factor of TILE_WIDTH! The tile width is mostly limited by the shared memory size: we need $4 \times 2 \times \text{TILE_WIDTH}$ bytes, e.g., a width of 64 results in 32K of shared memory used.

Maxtrix multiplication (again)

Matrix multiplication kernel

```c
__global__ void MatrixMult(float* d_M, float* d_N, float* d_P, int Width) {
    __shared__ float Mds[TILE_WIDTH][TILE_WIDTH];
    __shared__ float Nds[TILE_WIDTH][TILE_WIDTH];
    int bx = blockIdx.x, by = blockIdx.y;
    int tx = threadIdx.x, ty = threadIdx.y;
    // Identify the row and column of the d_P element
    int Row = by*TILE_WIDTH+ty, Col = bx*TILE_WIDTH+tx;
    float Pvalue = 0;
    // Loop over d_M and d_N tiles
    for (int m = 0; m < Width/TILE_WIDTH; ++m) {
        // Collaborative loading of tile
        Mds[ty][tx] = d_M[Row*Width+m*TILE_WIDTH+tx];
        Nds[ty][tx] = d_N[(m*TILE_WIDTH+ty)*Width+Col];
        __syncthreads();
        for (int k = 0; k < TILE_WIDTH; ++k)
            Pvalue += Mds[ty][k] * Nds[k][tx];
        __syncthreads();
    }
    d_P[Row*Width+Col] = Pvalue;
}```
The Julia set

Definition

Let \( f(z) = p(z)/q(z) \) be a complex function, where \( p(z) \) and \( q(z) \) are complex polynomials.

The Julia set of \( f \) can be described as the set of points for which

\[
\lim_{n \to \infty} |f^n(z)| < \infty,
\]

where \( f^n(z) \) denotes the \( n \)-fold repeated application of \( f \) on \( z \).

In general, the Julia set is a self-similar fractal. Standard example:

\[ f(x) = z^2 + c, \]

where \( c \) is a complex constant.

(Color codes are for different rates of divergence.)

Julia: CPU code 1

Driver

```c
int main( void ) {
    CPUBitmap bitmap( DIM, DIM );
    unsigned char *ptr = bitmap.get_ptr();
    kernel( ptr );
    bitmap.display_and_exit();
}
```

Kernel

```c
void kernel( unsigned char *ptr ){
    for (int y=0; y<DIM; y++) {
        for (int x=0; x<DIM; x++) {
            int juliaValue = julia( x, y );
            ptr[offset*4 + 0] = 255 * juliaValue ;
            ptr[offset*4 + 1] = 0;
            ptr[offset*4 + 2] = 0;
            ptr[offset*4 + 3] = 255;
        }
    }
}
```

Julia: CPU code 2

Julia set function

```c
int julia( int x, int y ) {
    const float scale = 1.5;
    float jx = scale * (float)(DIM/2 - x)/(DIM/2);
    float jy = scale * (float)(DIM/2 - y)/(DIM/2);
    cuComplex c(-0.8, 0.156);
    cuComplex a(jx, jy);
    int i = 0;
    for (i=0; i<200; i++) {
        a = a * a + c;
        if (a.magnitude2() > 1000)
            return 0;
    }
    return 1;
}
```

Data structure

```c
struct cuComplex {
    float r;
    float i;
    cuComplex( float a, float b ) : r(a), i(b) {}
    float magnitude2( void ) { return r * r + i * i; }
    cuComplex operator*( const cuComplex& a ) {
        return cuComplex(r*a.r - i*a.i, i*a.r + r*a.i);
    }
    cuComplex operator+( const cuComplex& a ) {
        return cuComplex(r+a.r, i+a.i);
    }
};
```

Julia: CPU code 3

Data structure

```c
struct cuComplex {
    float r;
    float i;
    cuComplex( float a, float b ) : r(a), i(b) {}
    float magnitude2( void ) { return r * r + i * i; }
    cuComplex operator*( const cuComplex& a ) {
        return cuComplex(r*a.r - i*a.i, i*a.r + r*a.i);
    }
    cuComplex operator+( const cuComplex& a ) {
        return cuComplex(r+a.r, i+a.i);
    }
};
```
Julia: GPU code 1

Driver

```c
int main ( void ) {
    DataBlock    data;
    CPUBitmap bitmap( DIM, DIM, &data );
    unsigned char * dev_bitmap = NULL;
    HANDLE_ERROR( cudaMalloc( (void**)&dev_bitmap, bitmap.image_size() ) );
    data.dev_bitmap = dev_bitmap;
    dim3 grid(DIM,DIM);
    kernel <<<grid ,1 > > >( dev_bitmap );
    HANDLE_ERROR( cudaMemcpy( bitmap.get_ptr (), dev_bitmap, bitmap.image_size(), cudaMemcpyDeviceToHost ) );
    HANDLE_ERROR( cudaFree( dev_bitmap ) );
    bitmap.display_and_exit();
}
```

- use `cudaMalloc` to allocate memory on device
- assign one thread per pixel, one thread per block, resulting in a `DIM × DIM` grid
- third dimension in `dim3` defaults to one ⇒ 2D grid

Julia: GPU code 2

Kernel

```c
__global__ void kernel( unsigned char * ptr ) {
    // map from blockIdx to pixel position
    int x = blockIdx.x;
    int y = blockIdx.y;
    int offset = x + y * blockDim.x;
    // now calculate the value at that position
    int juliaValue = julia(x, y );
    ptr[offset*4 + 0] = 255 * juliaValue;
    ptr[offset*4 + 1] = 0;
    ptr[offset*4 + 2] = 0;
    ptr[offset*4 + 3] = 255;
}
```

- `__global__` qualifier for device function to be called from host
- each thread gets `threadIdx.x, threadIdx.y, blockIdx.x, and blockIdx.y`
- translate to offset in image array
- note that `for` loops have gone away
- four chars to represent R, G, B and alpha channels

Julia: GPU code 3

Julia function

```c
__device__ int julia( int x, int y ) {
    const float scale = 1.5;
    float jx = scale * ( float )( DIM /2 - x)/( DIM /2);
    float jy = scale * ( float )( DIM /2 - y)/( DIM /2);
    cuComplex c(-0.8, 0.156);
    cuComplex a(jx, jy);
    int i = 0;
    for (i=0; i<200; i++) {
        a = a*a + c;
        if (a.magnitude2() > 1000)
            return 0;
        }
    return 1;
}
```

- `__device__` qualifier for device function to be called from device code
- identical to CPU code apart from function qualifier

Julia: GPU code 4

Data structure

```c
struct cuComplex {
    float r;
    float i;
    __device__ cuComplex( float a, float b ) : r(a), i(b) {}
    __device__ float magnitude2( void ) {
        return r * r + i * i;
    }
    __device__ cuComplex operator*(const cuComplex& a) {
        return cuComplex(r*a.r - i*a.i, i*a.r + r*a.i);
    }
    __device__ cuComplex operator+(const cuComplex& a) {
        return cuComplex(r+a.r, i+a.i);
    }
};
```

- almost identical to CPU version
- only difference are `__device__` function qualifiers
Julia: result

Play around with code, cf.


Summary and outlook

This lecture
You should by now by quite comfortable with the basic ideas of CUDA programming and have some feeling for what is important to get reasonable performance.

Next lecture
In lecture 3, we will apply these ideas to the problem of simulating classical spin models with local update algorithm. Suitable tuning will result in several 100-fold speed-ups.

Reading
If using the book by Kirk and Hwu, you could work through all material until Chapter 5. More about the Julia set problem on GPU can be found in Sanders and Kandroot: CUDA by example.

Julia: GPU code — improvements

- On Fermi, maximum number of resident blocks per SM is 8 (16 for Kepler), hence 24 out of 32 cores (176 out of 192 for Kepler) are idle
- To improve, one could introduce tiles of, say, 16 × 16 pixels. How would the program need to be modified?
- could have used virtual unified addressing to eliminate the CPU copy of the image
- could integrate with OpenGL for interactive rendering
- ...